Approved for use through 08/30/2003. OMB 0651-0032 U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

09/745,919

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number Application Number

Croup Art Unit Examiner Name Dang, Khanh NMN	TERANSMITTAL	L	Filing Date	December 21, 2000			
Examiner Name Dang, Khahn NMN	JUH 2 5 2004 B FORM		First Named Inventor	Thomas R. Bayerl			
Examiner Name Dang, Khanh NMN	(to be used by all correspondence after i	nitial filing)	Group Art Unit	 _			
ENCLOSURES (check all that apply) Fee Transmittal Form	Co de ascargo, an correspondence after i		Examiner Name				
Fee Transmittal Form Fee Attached Licensing-related Papers Appeal Communication to Technology Center (TC) Appeals and Interferences Appeals and Interferences Appeal Communication to Board of Appeals and Interferences Appeals and Interferences Appeal Communication to Board of Appeals and Interferences Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Affidavits/declaration(s) Affidavits/declaration(s) Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Appeal Communication to Board of Appeals and Interferences Appeal Communication to Group (Appeal Notice, Brief, Reply Brief) Appeal Communication to Board of Appeals and Interferences Appeal Communication (Papeals and Inte	Total Number of Pages in This Submissi	on 83	Attorney Docket Number	IDF 1501 (4000-02700)			
Fee Attached	<u></u>	ENCLOSURE	ES (check all that apply)				
Fee Attached	Fee Transmittal Form	Drawing(s	5)	, 			
After Final	Fee Attached	Licensing	-related Papers				
Affidavits/dectaration(s)	Amendment/Reply	Petition	•				
Affidavits/dectaration(s)	After Final	: -		Appeal Communication to Group (Appeal Notice, Brief, Reply Brief)			
Express Abandonment Request ☐ Express Abandonment Request ☐ Information Disclosure Statement ☐ Certified Copy of Priority ☐ Document(s) ☐ Response to Missing Parts/ Incomplete Application ☐ Response to Missing Parts under 37 CFR 1.52 or 1.53 ☐ Status Letter ☐ Other Enclosure(s) (please identify below): • Acknowledgment Postcard ☐ Remarks ☐ JUN 3 0 2004 ☐ Remarks ☐ Technology Center 2100 ☐ Signature OF APPLICANT, ATTORNEY, OR AGENT ☐ Individual Name ☐ Albert C. Metrailer, Reg. No. 27,145 ☐ Signature ☐ Date ☐ Terminal Disclaimer ☐ Other Enclosure(s) (please identify below): ☐ Acknowledgment Postcard ☐ Postcard ☐ Terminal Disclaimer ☐ Other Enclosure(s) (please identify below): ☐ Acknowledgment Postcard ☐				Proprietary Information			
Certified Copy of Priority Document(s) Response to Missing Parts Incomplete Application Remarks SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Other Enclosure(s) (please identify below): Acknowledgment Postcard PRECEIVED Acknowledgment Postcard Technology Center 2100 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Date	Extension of Time Request		·	Status Letter			
□ Information Disclosure Statement □ Certified Copy of Priority Document(s) □ Response to Missing Parts/ Incomplete Application □ Response to Missing Parts under 37 CFR 1.52 or 1.53 □ SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Or Individual Name □ Albert C. Metrailer, Reg. No. 27,145 □ Signature □ Acknowledgment Postcard RECEIVED □ JUN 3 0 2004 □ Technology Center 2100 □ Technology Cent							
Certified Copy of Priority Document(s) Response to Missing Parts Incomplete Application Response to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Date Remarks Remarks JUN 3 0 2004 Technology Center 2100 Remarks JUN 3 0 2004 Technology Center 2100 Albert C. Metrailer, Reg. No. 27,145 Signature Date	Information Disclosure Statement			•			
Incomplete Application Response to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Date Date Remarks JUN 3 0 2004 Technology Center 2100 APPLICANT, ATTORNEY, OR AGENT Technology Center 2100 Albert C. Metrailer, Reg. No. 27,145		CD, Numl	per of CD(s)				
Response to Missing Parts under 37 CFR 1.52 or 1.53 SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Date JUN 3 0 2004 Technology Center 2100 Albert C. Metrailer, Reg. No. 27,145							
SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Date Technology Center 2100		Remarks		JUN 3 0 2004			
Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Albert C. Metrailer, Reg. No. 27,145 Date				Technology Center 2100			
Firm Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature Bate Albert C. Metrailer, Reg. No. 27,145							
Or Individual Name Albert C. Metrailer, Reg. No. 27,145 Signature 6-77-04	SIGNA	ATURE OF APPI	LICANT, ATTORNEY, OR AC	GENT			
Date 6-77-04	Or Individual Name Albert C. Met						
	Signature Allut	C. Yhol	ially				
	Date 0 d	CERTIE	CATE OF MAILING				
OUNTIFICATE OF MAILING		CERTIFI	OATE OF MAILING				

This collection of information is required by 37 CFR 1.5. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P. O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

Date

If you need assistance in completing the form, call 1-800-PTO-9199 and selection option 2

Karen A. Harris

Typed or Printed Name

Signature

Piling Date Filing Date Filing Date First Named Inventor Thomas R. Bayer First Named Inventor Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner Name Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner State Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner State Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner State Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner State Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Examiner State Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas Mangham Dang R. Bayer Dang, Khanh NMN JUN 3 0 2004 Thomas Mang	(PE						Comp	lete if Know	n	_
First Named Inventor First Name Dang, Khanh NMN JUN 3 0 7004	FEE TRANSMITTAL			Application Number			09/745,919			
First Named Inventor First Name Dang, Khanh NMN JUN 3 0 7004	111 25 200 For EV 2004					Dec	December 21, 2000 DECEIVE			
Examiner Name Dang, Khanh NMN JUN 3 0 2004	3000									
Applicant claims small entity status. See 37 CFR 1.27 TOTAL AMOUNT OF PAYMENT \$330.00 Attorney Docket Number IDF 1501(4000-02/00) IDF 1501(4000-02/0	Effective 10/5/03. Patent fees are subject to an	nual revision.	_					<u>·</u>	DIM 9	0 2004
Cround Name Signature Si	THADEAN		Exam	iner Na	ame		┼			
METHOD OF PAYMENT (Check all that apply)	Applicant claims small entity status. See 37	CFR 1.27	Grou	Art U	<u>nit</u>		1		Technology	Center 21
Check	TOTAL AMOUNT OF PAYMENT	\$ 330.00	Attorr	Attorney Docket Number IDF 1501(4000-02700)						
Deposit Account Number: Deposit Account Number: Sprint Sprint Fee	METHOD OF PAYMENT (Check all the	hat apply)	FEE CALCULATION (continued)							
Deposit Account Number:		ther 🛮 None	3. ADDITIONAL FEES							
Deposit Account Name: Sprint Spr	☑ Deposit Account:							oo Docarintia	n	
The Director is hereby authorized to: (check all thal apply)							r	ee Descriptio	"	Fee Paid
□ Charge fee(s) indicated below □ Credit any overpayments □ Charge fee(s) indicated below □ Credit any overpayments □ Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account Second			1051		2051		Surcha	arge - late filing	fee or oath	\$
☑ Charge any additional fee(s) during the pendency of this application 1053 130 1053 130 Non-English specification \$ ☐ Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account 1812 2,520 1802 2,520 1812 2,520 1812 2,520 1812 2,520 1812 2,520 1812 2,520 <td>•</td> <td></td> <td>1052</td> <td>50</td> <td>2052</td> <td>25</td> <td></td> <td></td> <td>isional filing fee or</td> <td></td>	•		1052	50	2052	25			isional filing fee or	
Charge fee(s) indicated below, except for the filing fee to the above-identified deposit account			1053	130	1053	130			ition	
1804 920* 1804 920* 1804 920* 1804 920* 1804 920* 1804 920* 1804 920* 1804 920* 1804 920* 1805	☐ Charge fee(s) indicated below, except for the filing						For filir	ng a request for		
Large Entity Small Entity Fee Fee Fee	FEE CALCULATION		18042	920*	1804	920*	Reque	sting publicatio	n of SIR prior	\$
Code (\$)	Large Entity Small Entity		1805	1,840*	1805	1,840*			n of SIR after	\$
1001 770 2001 385 Utility filing Fee \$ 1252 420 2252 210 Extension for reply within second month \$ 1002 340 2002 170 Design filing fee \$ 1253 950 2253 475 Extension for reply within third month \$ 1004 770 2004 385 Reissue filing fee \$ 1255 2,010 2255 1,005 Extension for reply within forth month \$ 1005 160 2005 80 Provisional filing fee \$ 1402 330 2401 165 Notice of Appeal \$ \$ \$ \$ \$ \$ \$ \$ \$		Foo Baid	1251	110	2251	55	Extens	ion for reply wi	thin first month	\$.
1002 340 2002 170 Design filing fee \$	• • • • • • • • • • • • • • • • • • • •		1252	420	2252	210	Extens	ion for reply wi	thin second month	\$
1003 530 2003 265 Plant filing fee \$, ,	· — —	1253	950	2253	475	Extens	ion for reply wi	thin third month	\$
1005 160 2005 80 Provisional filing fee \$		\$	1254	1,480	2254	740	Extens	ion for reply wi	thin fourth month	\$
SUBTOTAL (1) \$	1004 770 2004 385 Reissue filing fee	\$	1255	2,010	2255	1,005	Extens	ion for reply wi	thin fifth month	\$
2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE Extra Claims	1005 160 2005 80 Provisional filing fee	\$	1401	330	2401	165	Notice	of Appeal		\$
2. EXTRA CLAIM FEES FOR UTILITY AND REISSUE Fee from	SUBTOTAL (1)	\$	1402	330	2402	165	Filing a	a brief in suppo	rt of an appeal	\$330.00
Extra Claims		ID DEICCUE							•	*
Extra Claims								•	, -	\$
Start Color Colo										\$
Claims Multiple Dependent 280.00 = \$ 00.00 1502 480 2502 240 Design issue fee \$ Large Entity	Total Claims -20** = 0 x 18.00 = \$ 00.00 Independent - 3** = 1 x 86.00 = \$ 00.00									\$
Multiple Dependent 280.00 = \$ 00.00 1503 640 2503 320 2502 240 Design sale res 3 Design sale res <td></td> <td></td> <td></td> <td></td> <td colspan="3"></td> <td>\$</td>										\$
Large Entity Small Entity Fee		= \$ <u>00.00</u>					•			»
Fee Fee Fee Fee Fee Fee Fee Fee Fee Description 1807 50 1806 50 Processing fee under 37 CFR 1.17(g) \$ 1806 180 1806 180 1806 180 Submission of Information Disclosure Stmt \$ 1807 1808	Large Endite: Canall Endido:	•							nissioner	•
Code (\$) Code (\$) Code (\$) 1806 180 1806 180 Submission of Information Disclosure Stmt \$ 1202 18 2202 9 Claims in excess of 20 8021 40 Recording each patent assignment per property (times number of properties) \$ 1203 290 2203 145 Multiple dependent claim, if not paid over original patent 1809 770 2809 385 Filing a submission after final rejection (37 CFR § 1.129(a)) \$ 1205 18 2205 9 "Reissue claims in excess of 20 and over original patent 1810 770 2810 385 For each additional invention to be examined (37 CFR § 1.129(b)) \$ 1801 770 2801 385 Request for Continued Examination (RCE) \$		on		1						Š
1202 18 2202 9 Claims in excess of 20 1201 86 2201 43 Independent Claims in excess of 3 1203 290 2203 145 Multiple dependent claim, if not paid 1204 86 2204 43 "Reissue independent claims over original patent "Reissue claims in excess of 20 and over original patent" 1205 18 2205 9 "Reissue claims in excess of 20 and over original patent" 1206 18 2205 9 "Request for Continued Examination (RCE) \$								•		•
1201 86 2201 43 Independent Claims in excess of 3 1203 290 2203 145 Multiple dependent claim, if not paid 1204 86 2204 43 "Reissue independent claims over original patent 1205 18 2205 9 "Reissue claims in excess of 20 and over original patent 1207 1809 770 2810 385 Filing a submission after final rejection (37 CFR § 1.129(a)) \$ 1810 770 2810 385 For each additional invention to be examined (37 CFR § 1.129(b)) \$ 1801 770 2801 385 Request for Continued Examination (RCE) \$	1202 18 2202 9 Claims in excess of 2					40	_			•
1204 86 2204 43 ** Reissue independent claims over original patent 1205 18 2205 9 ** Reissue claims in excess of 20 and over original patent 1810 770 2801 385 For each additional invention to be examined (37 CFR § 1.129(b)) \$ 1801 770 2801 385 Request for Continued Examination (RCE) \$	· ·						proper	ty (times numb	er of properties)	\$
1205 18 2205 9 ** Reissue claims in excess of 20 and over original patent 1810 770 2801 385 Request for Continued Examination (RCE) \$ SURTOTAL (2) \$ 00.00 1802 900 Request for expedited examination	1204 86 2204 43 ** Reissue independe	ent claims	1809	770	2809	385				\$
1801 770 2801 385 Request for Continued Examination (RCE) \$ SUBTOTAL (2) \$ 00.00 1802 900 Request for expedited examination	1205 18 2205 9 ** Reissue claims in 6	excess of 20	1810	·770	2810	385				\$
	and over original patr	CIII	1801	770	2801	385	Reque	st for Continue	d Examination (RCE)	\$
or a design application	SUBTOTAL (2) \$ 00.00		1802	900	1802	900		Request for expedited examination of a design application \$		
** or number previously paid, if greater; For Reissues, see above Other fee (specify)	Otl			Other fee (specify) \$						
*Reduced by Basic Filing Fee Paid SUBTOTAL (3) \$330.00				*Reduced by Basic Filing Fee Paid SUBTOTAL (3) \$330.6					\$330.00	
SUBMITTED BY Complete (if applicable)										
Name (Print/Type) Albert C. Metrailer Registration No. (Attorney/Agent) 27,145 Telephone (972) 731-2288	Name (Print/Type) Albert C. N	/letrailer				27.	145	Telephone	(972) 731-228	38
Signature about C. Walrach Date 6-22-04				1		_ = - 9 '		Data		

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

 ω

Applicants:

Thomas R. Bayerl, et al.

Serial No.:

09/745,919

Filed:

December 21, 2000

For: Use of Bus Hold to Prevent Bus Contention Between High Speed Processor and Slow Peripheral

Group Art Unit: 2181

Examiner: Dang, Khanh NMN

Confirmation No.: 68RECEIVED

JUN 3 0 2004

Technology Center 2100

Mail Stop Appeal Brief-Patents **Commissioner for Patents** P.O. Box 1450 Alexandria, VA 22313-1450

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail addressed to: Mail Stop Appeal Brief-Patents, Commissioner for Patents, PO Box 1450, Alexandria VA 22313-1450 on:

APPEAL BRIEF

Dear Sirs:

This paper is filed responsive to the Final Office Action dated January 28, 2004, the Advisory Action dated April 8, 2004 and the Notice of Appeal filed May 3, 2004 in the above-styled matter.

(1) Real Party In Interest

The real party in interest in this application is Sprint Communications Company L.P.

.18649.01/4000.02700

(2) Related Appeals and Interferences None.

(3) Status of Claims

There are 12 Claims pending in the application. The 12 claims are reproduced in Appendix A attached hereto. All 12 claims are under final rejection pursuant to the Final Office Action of January 28, 2004.

(4) Status of Amendments

A Response dated February 26, 2004 to the Final Office Action of January 28, 2004 was filed. The Advisory Action of March 8, 2004 indicates that proposed amendments would be entered for purposes of appeal. However, no amendments to the claims were made in the response to the Final Office Action.

(5) Summary of the Invention

The invention generally relates to a method and apparatus for preventing contention on a data bus coupling data between a central processing unit, CPU, and a peripheral device when the CPU performs a read operation followed by a write operation. Contention occurs when two different devices, e.g. the CPU and the peripheral, drive data onto the same bus at the same time. When contention occurs, the data is invalid, high currents occur and circuits may be damaged. Contention occurs because at the end of a read cycle the data output driver of a

2

peripheral device may continue driving the data bus for up to 50 nanoseconds after the CPU peripheral control signals change from indicating a read operation to a write operation. However, modern CPUs are fast enough that they may start driving write data to the same data bus within 20 nanoseconds of the end of read cycle, thus having both the CPU and the peripheral driving the bus simultaneously for up to 30 nanoseconds.

In Fig. 1, the data ports of a CPU 10 and an I/O Device 16, i.e. a peripheral, are connected to sections 12 and 14 respectively of a common bus comprising the sections 12 and 14. Bus sections 12 and 14 are connected to data ports of a transceiver circuit 18 having bus hold circuitry on its data ports and having an output enable, OE, control signal input connected to control signal line 36. A control logic unit 28 receives control signals 26, 30, 32, and 34 from the CPU 10 and provides control signals 36, 38 to the transceiver 18 and control signals 40, 42, 44 to the peripheral 16. Control logic 28 generates the OE signal coupled by signal line 36 to the OE input of the transceiver 18 using the control signals including the data strobe signal 32, DS, from the CPU 10 as explained in the second full paragraph of page 9 of the specification. As shown in Fig. 2, the OE control signal is intentionally changed to a state at which the data output of the transceiver 18 would normally not be enabled before the end of the read operation, in this example about two clock cycles before. This shortened OE signal 36 results from the shortened DS signal 32 produced by the CPU 10 as also shown in Fig. 2. However, as shown on the DATA plot on Fig. 2, the bus

3

hold circuitry of the transceiver 18 holds the data output of the transceiver 18 at its last state until a low impedance output drives a new signal onto the data port. Thus when the CPU 10 reads data on bus segment 12 at the end of a read cycle, it is valid data. But when the CPU 10 drives new data onto the same bus segment 12, possibly 20 nanoseconds later, the transceiver changes to the new state without contention.

(6) Issues

Whether Claims 1-3,5-7, 9, and 11 are unpatentable under 35 U.S.C. §102(b) over McClear et al. U.S. Patent 5,592,509.

Whether Claims 4, 8, 10, and 12 are unpatentable under 35 U.S.C. §103(a) over McClear et al. U.S. Patent 5,592,509.

(7) Grouping of Claims

N/A

(8) Argument

All rejections of Claims in this case are based on one reference, the McClear et al. U.S. Patent 5,592,509, which is attached hereto as Exhibit B.

The McClear reference with reference to its Fig. 1, describes at Col. 1, lines 18-43, and Col. 2, line 44 through Col. 3, line 7 a prior art transceiver which is equivalent to the transceiver 18 of the present invention. McClear notes at

Col. 1, lines 22-25, that the prior art transceiver has direction and output enable control lines. McClear distinguishes its invention at Col.1, lines 51-55 as a "...transceiver ... without control lines from the processor to the transceiver.' and at Col. 2, lines 7-9, "...provides drive to an output without the need for enable or control lines." The transceiver of McClear has no control lines from or to the processor. Since the device of McClear has no output enable control line input, it cannot receive an output enable input, much less an output enable input which ends before the end of a read operation.

The Applicants submit that the above arguments clearly illustrate that McClear does not teach or suggest the invention defined by the appealed claims. As a result, the Applicants respectfully request that the final rejection of the claims be reversed and the case advanced to issue. However, each of the specific claim rejections will be argued below.

Detailed Argument re 102 rejections:

Claims 1-3, 5-7, 9, and 11 were finally rejected under 35 U.S.C. §102(b) over McClear et al. U.S. Patent 5,592,509. The basic rejection was that "these claims do not define any structure/step that differs from McClear et al."

With regard to Claims 5 and 11, the Examiner has asserted that McClear: provides apparatus for preventing contention on a data bus connecting a central processing unit and a peripheral device when the central processing unit calls for a read operation followed by a write operation, comprising; a transceiver (83, for

example) with bus hold circuitry (see at least Fig. 3) and an output enable input (see at least Fig. 2 and discussion provided below) connected between the data bus input/output connections of the central processing unit and the peripheral (a typical PCI bus of McClear et al.), and control logic (174/ASIC 85, for example) having an input for receiving a CPU chip select signal and an output for providing a peripheral control signal which ends at a preselected time (predetermined time) before the end of the read operation (see at least Fig. 2 and the description thereof), the control logic being connected to a control input of the peripheral and to the output enable input of the transceiver. Applicants disagree with these characterizations of the McClear reference and will address each of them below.

While the transceiver of McClear does have bus hold circuitry, it does not have an output enable input or anything equivalent to such an input. The Examiner referenced Fig. 2 of McClear for support of the existence of an output enable input. In Fig. 2 there are only two input/output terminals, labeled A and B, for the transceiver. These terminals are data lines for connection to the data bus. There are no other inputs or outputs shown in Fig. 2. In particular, there are no control signal inputs or outputs shown in Fig. 2. Therefore, there can be no output enable input.

The control logic 174 does not have an input for receiving a CPU chip select signal or an output for providing a peripheral control signal which ends at a preselected time before the end of the read operation, and the control logic is not connected to a control input of the peripheral or to the output enable input of the

transceiver. Reference to Fig. 2 of McClear shows that the "control logic" 174 is actually a collision arbitration unit which is completely internal to the transceiver. It prevents the output drivers 175 and 176 from operating at the same time. There are no control signal inputs or outputs shown in Fig. 2 and therefore there can be no connection to a peripheral control input or to an output enable input of the transceiver. The only peripheral shown in McClear is the ASIC 85 in Fig. 5 which has only one connection to the transceiver 83, i.e. the data connection B. Since the collision arbitration unit is part of the transceiver, it cannot have a connection to an input of the transceiver, i.e. it is already in the transceiver.

With regard to Claim 6, the Examiner asserts that McClear et al. discloses a buffer (shown generally at 0-N Fig. 5; see also Fig. 3, particularly) connected between an address output of said central processing unit and an address input of said peripheral device, said buffer having an output enable input connected to a chip select signal.

Reference to Fig. 5 and the description of Fig. 5, at Col. 9, lines 31-50, clearly shows that McClear does not discuss address signals, address inputs or address outputs. McLear states that the ASIC 85 sends and/or receives data, at lines 36-37. At lines 39-40, it is stated that "the transceiver circuit 83 will detect any new data on either the A or B port and transmit it to the other port." There is no output enable input and no chip select signal shown or even suggested by McClear.

7

With regard to Claim 7, the Examiner asserts that "the preselected time (predetermined time) is equal to or greater than the maximum time to enable high impedance state of said transceiver. In other words, active output will remain for a predetermined time period before returning to a tri-state or high impedance state." The Examiner did not identify specific support for this in McClear.

Claim 7 calls for a time period having a length equal to or greater than the maximum time to enable high impedance state of the transceiver, with the time period ending at the end of the read operation. McClear provides no teaching concerning placing the outputs of a transceiver into the high impedance state at a time related to the end of a read operation. McClear does not mention a preselected or predetermined time relative to a read cycle. At Col. 3, lines 45-60, McClear teaches that "Transition detection circuitry 173 and 179 also provide a timed output signal to the drivers 176 and 175, so that the drivers are only enabled for the time required to bring the receiving bus to a stable data value. After that time has elapsed, the active driver is disabled by the transceiver device and the data value is maintained by the bus holder circuitry 171 or 177. ... the data transmission is timed so that the output drivers are active for as short a time as possible while maintaining data integrity." Further references to this time period are found at: Col. 5, lines 19-29; Col. 6, lines 29-32; Col. 8, lines 8-10, Col. 9, lines 1-7; and Col. 10, lines 29-31. This time period begins with the occurrence of a data transition and ends as soon as possible afterwards. It has nothing to do with the end of a read operation.

8

With regard to Claims 1-3 and 9, the Examiner asserts that it is clear that one using the apparatus of McClear et al. would have performed the same steps set forth in Claims 1-3 and 9. As discussed above, the Apparatus of McClear does not have many of the elements of the present invention. As a result, it is impossible for the apparatus of McClear to perform the steps of Claims 1-3 and 9.

The teachings of McClear clearly show that this reference is not applicable to the present invention. At Col. 9, lines 42-50, McClear teaches, that:

"Because the transceiver circuitry will immediately transfer data from one port to the other, it is important that the system be one where it is known when data will be transmitted by the various devices, so that no bus clashing occurs. This is typically the case. For example, in Fig. 5 microprocessor 81 might send out a read request to ASIC 85. Once the request is sent, the microprocessor knows data is expected back from the ASIC 85 device and therefore will not put data out on the bus until the read data is received."

However, as taught by the present Applicants, even after the data is read, there can be a problem of contention if the read operation if followed by a write operation. An implication of McClear, when combined with this teaching, may be that the CPU should wait before writing data onto the bus. However, that would slow down the system and waste a benefit of a high speed CPU.

9

In view of the fact that the McClear reference lacks several basic elements of the invention of Claims 1-3, 5-7, 9 and 11 as discussed above, the Applicants submit that these claims are allowable in view of the McClear reference.

Detailed Argument re 103 rejections:

Claim 4 and 8 were rejected as being obvious over McClear. The Examiner asserts that McClear discloses the claimed invention including the preselected time (predetermined time). However, McClear et al. does not disclose that the preselected time (predetermined time) is greater than 50 nanoseconds. The Examiner asserts that this time period would be obvious as being only an optimum or workable range.

Claims 4 and 8 cover time periods which end at the end of a read operation. As noted above, the only time period discussed by McClear is a period "as short as possible" which begins upon a transition on the data bus. McClear provides no teaching of any control signal changing the state of a transceiver, much less a control signal changing the state of the transceiver at a time based on the end of a read cycle.

Claim 10 and 12 were rejected as being obvious over McClear for essentially the same reasons a Claims 4 and 8.

Claims 10 and 12 are similar to Claims 4 and 8, except that they provide for the time period to be selected in terms of clock cycle periods. For a read operation which occurs during eight clock cycles, these claims call for changing

Atty. Dkt. No. IDF 1501 (4000-02700)

the state of the transceiver one and one-half cycles before the end of the read

operation. The only time period discussed by McClear is a period "as short as

possible" which begins upon a transition on the data bus. McClear provides no

teaching of any control signal changing the state of a transceiver, much less a

control signal changing the state of the transceiver at a time, i.e. clock cycle,

based on the end of a read cycle.

In view of these substantial differences between the present invention and

the teachings of McClear, the Applicants submit that Claims 4, 8, 10 and 12 are

allowable in view of the cited reference.

In view of the above arguments the Applicants respectfully request that

the final rejection of the claims be reversed and the case advanced to issue.

The Commissioner is hereby authorized to charge payment of any further

fees associated with any of the foregoing papers submitted herewith, or to credit

any overpayment thereof, to Deposit Account No. 21-0765, Sprint.

Respectfully submitted.

CONLEY ROSE, P.C.

Date: 6-22-04

Albert C. Metrailer

Reg. No. 27,145

ATTORNEY FOR APPLICANT

5700 Granite Parkway, #330 Plano, Texas 75024

(972) 731-2288

(972) 731-2289 Facsimile

Appendix A - Claims on appeal

- 1. A method for preventing contention on a data bus connecting a central processing unit and a peripheral device when the central processing unit calls for a read operation followed by a write operation, comprising:
 - connecting a transceiver with bus hold circuitry and an output enable input in the data bus between the central processing unit and the peripheral,
 - generating a control signal which ends at a preselected time before the end of the read operation, and,
 - providing the control signal to an input of the peripheral and to the output enable input of the transceiver.
- 2. The method of Claim 1 further including;
 - connecting a buffer having an output enable input between an address output of said central processing unit and an address input of said peripheral device, and
 - providing a chip select signal to the output enable input of said buffer.
- 3. The method of Claim 1 wherein said preselected time is equal to or greater than the maximum time to enable high impedance state of said transceiver.

- 4. The method of Claim 1 wherein said preselected time is greater than fifty nanoseconds.
- 5. Apparatus for preventing contention on a data bus connecting a central processing unit and a peripheral device when the central processing unit calls for a read operation followed by a write operation, comprising:
 - a transceiver with bus hold circuitry and an output enable input

 connected between the data bus input/output connections of the

 central processing unit and the peripheral, and
 - control logic having an input for receiving a CPU chip select signal and an output for providing a peripheral control signal which ends at a preselected time before the end of the read operation,
 - said control logic output connected to a control input of the peripheral and to the output enable input of the transceiver.
- 6. The apparatus of Claim 5, further including;
 - a buffer connected between an address output of said central processing unit and an address input of said peripheral device, said buffer having an output enable input connected to the chip select signal.

- 7. The apparatus of Claim 5 wherein said preselected time is equal to or greater than the maximum time to enable high impedance state of said transceiver.
- 8. The apparatus of Claim 5 wherein said preselected time is greater than fifty nanoseconds.
- 9. A method for controlling the reading of data by a processing unit from a peripheral device over a bidirectional data bus during a read operation, said peripheral device having a maximum time to enable high impedance state, comprising;
 - connecting a transceiver with bus hold circuitry and an output enable input in the data bus between the central processing unit and the peripheral,
 - generating a peripheral control signal which ends at a time equal to or greater than said maximum time to enable high impedance state before the end of the CPU read command, and,
 - providing the peripheral control signal to an input of the peripheral and to the output enable input of the transceiver.
- 10. The method of Claim 9, wherein said read operation occurs during eight clock cycles and said peripheral control signal ends one and one-half clock cycles before the end of the read operation.

14

- 11. Apparatus for controlling the reading of data by a processing unit from a peripheral device over a bidirectional data bus during a CPU read operation, said peripheral device having a control input and a maximum time to enable high impedance state, comprising;
 - a transceiver with bus hold circuitry connected between the data bus input/output connections of the central processing unit and the peripheral, said transceiver having an output enable input, control logic having an input for receiving a CPU data strobe signal and an output for providing a peripheral control signal which ends at a time equal to or greater than said maximum time to enable high impedance state before the end of the read operation, and, said control logic output connected to a control input of the peripheral and to the output enable input of the transceiver.
- 12. The apparatus of Claim 11 wherein said read operation occurs during eight clock cycles and said peripheral control signal ends one and one-half clock cycles before the end of the read operation.

Appendix B

McClear et al. U.S. Patent 5,592,509



US005592509A

United States Patent [19]

McClear et al.

[11]Patent Number: 5,592,509

[45] **Date of Patent:** Jan. 7, 1997

4]	TRANSCEIVER CIRCUIT WITH TRANSITION DETECTION	4,888,764	12/1989	Naganuma et al
5]	Inventors: Mark T. McClear; Christopher Wellheuser, both of Plano, Tex.	4,980,580 5,216,667	12/1990 6/1993	Tanaka et al. 326/30 Ghoshal 326/30 Chu et al. 375/219 Murdock 375/219

Primary Examiner-Stephen Chin


Assistant Examiner-Jeffrey W. Gluck


Attorney, Agent, or Firm-Mark E. Courtney; Wade James Brady, III; Richard L. Donaldson


[57] **ABSTRACT**


A bidirectional data transceiver circuit is described which automatically transfers data from a first bidirectional data port to a second bidirectional data port when new data is detected. The transceiver has a collision arbitration circuit which prevents the device from driving data onto a data port that is being driven externally. An additional embodiment is described wherein the transition detection circuitry of the transceiver is used to provide a input transition detection flag for an integrated circuit having standby or low power modes. An integrated circuit providing an array of the transceivers of the invention is described. A transceiver which automatically detects a transition in data and provides output drive for data busses is described. Other devices, systems and methods are also described.


1 Claim, 4 Drawing Sheets














Jan. 7, 1997





Jan. 7, 1997



TRANSCEIVER CIRCUIT WITH TRANSITION DETECTION

This is a divisional of application Scr. No. 08/228,067, filed Apr. 15, 1994, Pat. No. 5,469,473.

This invention relates generally to transceiver circuits and systems wherein data is transferred between devices across physical busses using transceiver circuits.

BACKGROUND OF THE INVENTION

In a system wherein one or more devices will transfer and receive data using physical busses such as cables, printed circuit board traces, wires, or the like, a transceiver device is often required. Typically, the system devices will both send and receive data on the bus so that the transceiver must provide a bi-directional capability, and the transceiver must drive the data in the direction of the transfer. Known transceiver circuits commonly require two control lines to facilitate this capability, one for enabling the transceiver and the other for determining the direction the bidirectional transceiver will drive data. FIG. 1 schematically depicts a typical known transceiver with direction (DIR) and output enable (G₁) control lines, the transceiver connecting bidirectional ports A and B.

The transceiver of FIG. 1 continues to provide drive capability in the selected direction so long as the transceiver is enabled, even though the data transfer may be completed and there is no new information being transmitted. This results in unnecessary dynamic power consumption. The 30 designer may limit this power consumption by adding control and timing circuitry, however this requires additional circuitry in the system. Another drawback of known transceivers is that they require two control lines to operate. As systems become more complex, the number of traces and 35 pins needed for coupling the device to busses becomes critical, as these pins and traces are needed for data and status signals. Therefore it is desirable to provide a transceiver circuit which requires no control signals, thus freeing pins and signal traces previously required for control for 40 other uses; and which further consumes driving current and power only when necessary, thereby minimizing system power consumption.

SUMMARY OF THE INVENTION

Generally, and in one form of the invention, a bidirectional transceiver circuit is provided which automatically detects new activity on one of the busses it is coupled to, and then provides drive capability from that active bus to the other bus it is coupled to.

The invention also provides systems such as a transition detecting transceiver coupled between a processor and an array of memory devices, without control lines from the processor to the transceiver.

Another embodiment of the invention further provides an integrated circuit with low standby power consumption, or a so called "sleep" mode, with one half of a transceiver used as a data input buffer and including the transition detection circuitry, thereby providing a means to alert the integrated circuit that new bus activity is taking place. This embodiment thus provides a means to "wake" the VLSI device without the need for an additional pin.

The invention further provides a transition detecting transceiver arranged as a bus kicker circuit or bus termination circuit. When a transition is detected on the bus the bus kicker enables an output driver to actively drive the bus to

the same value for a predetermined time period, thus speeding the bus transition to the new value. Other applications will be obvious to the practitioner skilled in the art and are contemplated as well.

Each embodiment of the invention provides advantages over the prior art circuitry in that it automatically detects a transition at the input to a device and provides drive to an output without the need for enable or control lines, thus eliminating unnecessary traces and signals. The invention further provides an output that is active for a predetermined time, the driver then becoming inactive to save on unneeded power consumption.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings:

FIG. 1 depicts the circuit diagram of a prior art transceiver device:

FIG. 2 depicts a block diagram of the bus transceiver circuit of the invention;

FIG. 3 depicts a circuit diagram of a preferred embodiment of the transceiver circuit of the invention;

FIG. 4 is a timing diagram that depicts the operation of various nodes of the transceiver circuit of FIG. 2 and FIG. 3;

FIG. 5 depicts a typical application using the transceiver circuit of the invention;

FIG. 6 depicts an integrated circuit which includes a second embodiment of the transceiver circuit of the invention:

FIG. 7 depicts the circuit diagram for the bus kicker circuit embodiment of the invention; and

FIG. 8 depicts a block diagram of a typical bus system using the bus kicker circuit of FIG. 7.

Corresponding numerals and symbols in the different figures refer to corresponding parts unless otherwise indicated.

DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS

In FIG. 1, a circuit diagram of a typical known transceiver circuit is shown. This diagram exemplifies devices that are commonly available, such as the Texas Instruments' 'LS245 transceiver. The transceiver of FIG. 1 has two bidirectional data ports, A and B, a directional control line DIR, and an enable input G.

In operation, AND gate 1 produces an output enable control line coupled to the A to B output driver 3 when both the DIR and G inputs are at a logic one value, enabling the transceiver to drive data from the A port to the B port. AND gate 7 produces an output enable control line to the B to A output driver 9 when the DIR input is at a logic zero value and the G input is a logic high, enabling the transceiver to drive from the B port to the A port. Inverter 5 is used to invert the DIR input for use at AND gate 7. When the G input is low, the device is disabled, so that the A and B ports are electrically isolated.

To use the transceiver of FIG. 1 in a system, the designer must couple the G and DIR lines to control lines, typically these are driven by a processor. This requires that the designer have a pin available that is high when the processor is transmitting and low when the processor is receiving, and that a second control signal be available to enable the transceiver.

The transceiver of FIG. 1 provides drive current whenever the G line is high. This is true regardless of whether the current is necessary to maintain the value of the data on the port being driven. To conserve power, the system must move the G input up and down at various times so that the drivers are disabled when the drive is not needed. Providing this control requires fairly complex control circuitry.

FIG. 2 depicts a block diagram of a first preferred embodiment transceiver circuit. Bidirectional port A is coupled to bus hold circuitry 171. Incoming data is passed through bus hold circuitry 171 to transition detection circuitry 173. The data again passes on to tri-state bus driver circuit 175, which has its output coupled to bidirectional port B. Transition detection circuitry 173 additionally has a transition detected output signal which is coupled to collision arbitration circuit 174. Collision arbitration circuitry 174 has as an output the control line for tri-state driver 175. In a symmetrical arrangement, bidirectional port B is coupled to bus hold circuitry 177. The data passes through the bus hold circuitry 177 and is coupled to transition 20 detection circuitry 179. The transition detection circuitry outputs data to the tri-state bus driver 176 and a transition detection output to the collision arbitration circuitry 174. The collision arbitration circuitry has another output, this one the output enable control line for tri-state driver 176. Tri-state driver 176 is further coupled to bidirectional port A.

In operation, the transceiver circuit of FIG. 2 will normally be in a state where the tri-state drivers are disabled, the bus hold circuits 171 and 177 being used to maintain the values on ports A and B. When a device coupled to one of 30 the ports A or B places new data on the port, it will overdrive the bus hold circuitry at the respective port. The transition detection circuitry coupled to the bus hold circuitry will then output a transition detection signal to the collision arbitration circuitry 174. The transition detection circuitry will also 35 transmit the data to the respective output driver 175 or 176. The collision arbitration circuitry will enable the indicated output driver and disable the other output driver. This prevents the transceiver circuitry from clashing with the transmitting device. The enabled output driver 175 or 176 40 will transmit on the respective bidirectional port. Note that this will cause the transition detection circuitry which is coupled to the receiving port to indicate a transition, however the collision arbitration circuit 174 is designed to lock out the second transition detected, so that the transceiver 45 does not flip back and forth in direction. Transition detection circuitry 173 and 179 also provide a timed output signal to the drivers 176 and 175, so that the drivers are only enabled for the time required to bring the receiving bus to a stable data value. After that time has elapsed, the active driver is so disabled by the transceiver device and the data value is maintained by the bus holder circuitry 171 or 177. In summary, the transceiver device of FIG. 2 detects a transition at either port A or B and automatically transmits the new data to the other port, locking out the reverse direction 55 transfer to prevent clashes with the transmitting device. To conserve power consumption and to enable the transceiver to be ready to detect new data on the ports, the data transmission is timed so that the output drivers are active for as short a time as possible while maintaining data integrity. 60

FIG. 3 depicts a circuit diagram for an implementation of the first preferred embodiment transceiver circuit of FIG. 2. The circuitry of FIG. 3 may be grouped together into two data paths, each of which may be described in functional groups which correspond to the blocks of FIG. 2 as follows. 65 Starting at port A, inverters 11 and 13 make up bus holder circuit 171 labeled BUS HOLD A in FIG. 3 which is coupled

to bidirectional port A. The output of this bus holder circuit is coupled to transition detection circuitry 173 which consists of delay line 17, OR gate 19, and NAND gate 23. Delay line 17 and OR gate 19 are used to create an output at node AB1 which detects a rising edge at the output of the bus holder circuit. Delay line 17 and NAND gate 23 create an output at node AB0 which detects a falling edge at the output of the bus holder circuit. The tri-state output corresponding to driver 175 in FIG. 2 is implemented by inverters 25, 31, and 35, NAND gate 27 and AND gate 33, and CMOS output driver 29. The output of OR gate 19 of the transition detection circuitry is used to drive the pullup transistor of output driver 29 through the NAND gate 27 and inverter 25. Similarly, the output of AND gate 33 is used to drive the pull down transistor of CMOS output driver 29.

The collision arbitration circuitry 174 of FIG. 2 is implemented in FIG. 3 in two parts, the first part by NAND gate 39, delay line 37, NAND gate 35, and the latch formed of NAND gates 43 and 45. NAND gate 39 is used to create a high logic signal at node N1 whenever either node AB0 or AB1 is low, indicating a transition has been detected at port A. Delay line 37 and NAND gate 35 are a pulse generator and are coupled together to cause a one shot pulse of a predetermined length to be output at node N2 when a transition occurs at N1, that is when a rising or falling edge occurs at port A. The pulse at N2 drives one side of the latch formed by cross coupled NAND gates 43 and 45. Assuming signal TRI_A is initially at a low value, and TRI B is initially at a high value, TRI_B will be set to a low logical value in response to a negative transition at node N2. Inverters 25, 31, 35 are coupled to logic gates 27 and 33 to form output control circuitry for the CMOS output driver 29. NAND gate 27 receives the output of inverter 35, and the inverted version of AB1 from the inverter 25, as inputs. Thus, when a rising edge occurs at port A in FIG. 3, the two inputs to NAND gate 27 will eventually settle at high logic values, and the output will be a low logic value, so that the PMOS transistor of the CMOS output driver is enabled, and a high voltage will appear at port B. Similarly, if a falling edge is detected at port A, inverters 35 and 31 will cause the two inputs to AND gate 33 to be logic high values, and the output of the AND gate will be a logical one, so that the NMOS transistor of the CMOS output driver 29 will be enabled, and a low voltage will occur at port B.

FIG. 3 is symmetrical with respect to the two bidirectional ports, thus the second data path and the functional groupings of the circuitry starting at port B can be made exactly in the same manner as the groupings were described above with respect to port A. Inverters 65 and 67 are coupled together to form bus holder circuitry 177 labeled BUS HOLD B. OR gate 59, delay line 63 and NAND gate 61 are coupled together to form transition detection circuitry 179 which detects a rising or falling edge at the B port, this indicated by a logic zero appearing at node BA1 for a rising edge and a logic zero value appearing at the node BA0 for a falling edge.

The first part of collision arbitration circuitry 174 is described above. Collision arbitration circuitry 174 also includes NAND gate 53 which indicates that either a rising or falling edge has been detected by outputting a logical high value at the node N3. Delay line 51 and NAND gate 47 form a one shot pulse generator which causes a pulse of a predetermined length to occur at node N4 which drives the bottom input to the latch formed of NAND gates 43 and 45. As a result of a logic zero occurring at node N4, which is one input to NAND gate 45, and a logic one occurring at node N2 due to the gating operation of inverter 41 at the input of

NAND gate 35, the node labeled TRI_A will settle at a logic zero. Node TRI_A is coupled to the output driver 176 of FIG. 2 which is implemented by control circuitry of the CMOS output driver 79, the output control circuitry consisting of NAND gate 75, AND gate 77, and inverters 69, 71 and 73. When a logic zero occurs at the input to inverter 71, the output of inverter 71 is a logic one which is coupled to one input of each of the two gates 75 and 77. If the BA1 node is low (active), the PMOS transistor of CMOS output driver 79 will be enabled, and a high voltage will appear at the A port. If node BA0 is low, indicating a falling edge has occurred, the AND gate 77 will have high values at both of its inputs and the NMOS transistor of CMOS output driver 79 will be enabled, causing a low voltage to appear at port

Thus, the first preferred embodiment bus transceiver consists of two data paths, one for the A port to the B port in FIG. 3, and one from the B port to the A port in FIG. 3. and control circuitry to enable and control the output drivers 29 and 79 in FIG. 3. The CMOS output drivers will drive data onto the respective ports only for a specified time duration which is determined by the width of the one-shot pulses generated in the transition detection circuitry, after this time duration (hereinafter referred to as ta), the drivers will be disabled and the bus will be held in this state by the bus hold circuits comprised of inverters 11 and 13 for the A port and the bus hold circuit comprised of inverters 65 and 67 for the B port. The current state of the bus will thus be retained until the next active transition on the bus. A new transition on either port A or port B will cause the respective bus hold cell to flip and the transition detection circuitry of the respective data path will indicate a rising or falling edge. causing the one shot pulse generator of the respective data path to enable the associated output driver to drive the new data onto the receiving port. The collision arbitration circuitry will be reconfigured to cause data to flow in the opposite direction from the previous transaction, if necessary. This occurs primarily through resetting the latch formed of cross coupled NAND gates 43 and 45.

A transmission of data from the A port of FIG. 3 to the B 40 port of FIG. 3 will occur as follows. Assume the transceiver last transferred data from B to A, so that the TRI_A signal is low and TRI_B is high. A transition at the A port will be transmitted through the bus holder circuitry formed by inverters 11 and 13 and the transition will be detected by 45 rising edge detection circuitry consisting of delay line 17 and OR gate 19, or falling edge detection circuitry consisting of delay line 17 and NAND gate 23. If a falling edge is detected, the ABO node will be driven to a logic zero. If the transition is a rising edge, node AB1 will be driven to a logic zero. Delay line 17 is designed so that the width of the pulse at nodes AB1 and AB0 are a predetermined time so that when the output driver 29 is enabled, the resulting active drive time is t_d nanoseconds. The value t_d may be increased or decreased by increasing or decreasing the number of 55 inverters in the delay line. The value of ta is determined by system considerations, and should be long enough to allow the data value on the bus to settle and reflections to die off so that the bus hold circuitry can reliably maintain the resulting value on the bus after the driver is disabled.

NAND gate 39 combines the AB0 and AB1 values to output a value at node N1 which will be a logic one value whenever a transition is detected. NAND gate 35 and delay line 37 form a one shot pulse generator which outputs a short duration low pulse at node N2 if inverter 41 is high. This pulse is used to set the latch formed by NAND gates 43 and 45. Initially, TRI_A is low, and TRI_B is a high, so that the

NAND gate 43 sees two high inputs and maintains TRI_A at a low. When the low going pulse at node N2 arrives, NAND gate 43 transitions to a high output, causing NAND gate 45 to detect two high inputs and transition to a low; now TRI_A is a high logic level and TRI_B is a low logic level, that is, the latch has flipped. The output control circuitry which controls the CMOS output driver will now see a low logic value at node TRI_B, thus enabling the output of inverter 35 to gate the AB0 and AB1 signals through the output driver 29 and onto port B. The latch formed by cross coupled NAND gates 43 and 45 thus indicates the direction of the transfers. The latch will remain enabled to transmit data from the A port to the B port until an incoming transition is detected at the B port, at which time the latch will be reset to enable the transfers in the opposite direction.

Output control circuitry formed from logic gates 27 and 33 will receive the inverted values of nodes AB1 and AB0 as inputs. Since one of these nodes is active when a falling edge is detected, and one is active when a rising edge is detected, only one of the two will be active for a given transition. If a rising edge is detected, NAND gate 27 will now have two logic ones as its inputs, and will output a logic zero to the gate of the PMOS transistor of CMOS output driver 29, thus providing a high voltage at port B. Conversely, if a falling edge is detected, AND gate 33 will receive two logic ones as its inputs and output a logic one. The NMOS transistor of CMOS output driver 29 will be enabled and a low voltage will appear at port B.

The driving time for the CMOS output driver 29 is determined by the length of the pulse generated from logic gates 19 and 23, which is controlled by the number of inverters used in the delay line 17. This is shown as 15 inverters in FIG. 3, but the number actually used will be determined by system requirements. In a user programmable embodiment, the circuit could be implemented on an integrated circuit having programmable length delay lines using fuse or antifuse technology, or other options such as lead options, poly gate options, mask options, etc. Since the number of inverters in the delay line 17 is odd, the two inputs to logic gates 19 and 23 are normally opposite, so that the values at nodes AB0 and AB1 are normally high. When a transition occurs, both gates 19 and 23 will see equal values at both of inputs until the new value ripples through the delay line, and thus a pulse is generated at either ABO or AB1, depending on whether both inputs to the logic gates are high or low. OR gate 19 produces a low output pulse at node AB1 when both of its inputs are low. NAND gate 23 produces a low output pulse when both of its inputs are high. This pulse is then transmitted through the output driver 29. Once the two inputs of the active logic gate 19 or 23 are again opposite values, the node ABO or AB1 that was at a low level will rise to a high level, and the active output control logic gate 27 or 33 will disable the CMOS output driver 29.

For a transition at the B port, the circuitry of FIG. 3 has exactly the same operation as described above with respect to the A port. The data at the B port is transferred through bus hold circuitry 77 which consists of inverters 65 and 67 and into the transition detection circuitry 79 consisting of delay line 63 and logic gates 59 and 61. Depending on which kind of transition occurs, a low going pulse is generated at either node BA0 or BA1. NAND gate 53 then puts out a logic 1 at node N3. This pulse causes the one shot pulse generator logic formed by delay line 51 and NAND gate 47 to put out a pulse to the lower half of the latch consisting of NAND gates 43 and 45. Assuming that the latch initially is in a state where the TRI_A signal is high and the TRI_B signal is

low, the latch will be caused to flip and will force a logic high level at node TRI_B if N2 is high, which disables the output driver control circuitry that controls CMOS output driver 29, so that no clash occurs at the B port, and which also forces a logic low level at node TRI_A, which enables the output control circuitry for CMOS driver 79, the output control circuitry consisting of NAND gate 75, AND gate 77, and inverters 69, 71, and 73. As the TRI_A input to inverter 71 is a logic low, the NAND gate 75 and AND gate 77 are enabled to respond to whichever transition detection node is active, node BA1 for rising edges and node BA0 for falling edges. If node BA1 is a logic low, inverter 69 transmits a logic one to NAND gate 75, which outputs a logic low and enables the PMOS transistor of CMOS output driver 79, so that a high voltage appears at port A. Similarly, if node BA0 is at a logic low, inverter 73 outputs a logic one to AND gate 77 which outputs a logic one to the NMOS transistor of CMOS output driver 79, and a low voltage appears at port A. Note that as long as the transitions continue to be detected at the B port, the bus control latch which outputs the TRI_A and TRI_B nodes will remain in the same state, so that the B port is the transmitter and the A port is the receiver. If an incoming transition is detected on the A port, the latch will be flipped back to the other direction.

The inverters 41 and 49 in FIG. 3 prevent bus clashes 25 between the output drivers of the transceiver and the driving devices as follows. Again, assume that the transceiver is in a state where signal TRI_A is a low, and signal TRI_B is a high logic level, that is that the last transfer was from the B port to the A port. When a transition occurs at the A port, 30 as described above, node N1 is driven to a high logic level. Inverter 49 couples this to one of the inputs of NAND gate 47. There is thus a low logic level at the input of NAND gate 47, which holds its output at a logic one value. When the pulse generated at node N2 in response to the high logic 35 level at node N1 reaches the cross coupled latch formed of NAND gates 43 and 45, the TRI_B signal will be forced to a low and CMOS output driver 29 will drive port B. The transition detection circuitry at port B will detect this, and node N3 will go to a high logic level indicating a change in 40 the data values at port B. Delay line 51 will combine with the logic one at the input to NAND gate 47, and ordinarily would result in a logic zero at the node N4. However, inverter 49 disables NAND gate 47 in this instance. This prevents the latch formed of NAND gates 43 and 45 from 45 being reset to enable the transceiver to drive in the opposite direction. If that happened, output driver 79 would be enabled and would drive the data at port B back to port A, clashing with the transmitting device.

Now assume that the last transfer was from the A port to the B port so that signal TRI_B is low and signal TRI_A is high. A transition occurs at the B port. Inverter 41 disables the NAND gate 35 from asserting a logic zero at node N2, thus preventing the latch consisting of NAND gates 43 and 45 from flipping and enabling the output driver 29 to drive onto the B port. Inverters 41 and 49 thus create a temporary lock out feature, preventing the transceiver circuit from reflecting the data back to the driving bus and preventing the direction control circuitry consisting of the latch and signals TRI_A and TRI_B from erroneously flipping back and 60 forth in state.

FIG. 3 depicts the circuitry required to implement a single bit transceiver. In using the invention to implement a multiple bit circuit, the circuitry of FIG. 3 can be repeated for each bit. This implementation has the advantage that only 65 those bits that change value from one data word to the next are actively driven by the output drivers, so that no unnec-

essary power consumption occurs. Alternatively, a number of data bits could be combined, by combining the results of the input detection circuitry of each bit, and share the control circuitry and pulse generator circuitry of FIG. 3. Practitioners in the art will recognize many possible variations for use of the invention in FIG. 3, all of which are contemplated as part of the invention described herein.

In designing the time period t_d for the active driving period of the CMOS output drivers 29 and 79 in FIG. 3, the number of inverters in delay lines 17 and 63 is varied. Note that as implemented in FIG. 3, the number of inverters in the delay line needs to be odd. The length of the pulses put out by logic gates 19, 23, 59 and 61 is determined by the time it takes a new data value to ripple through the delay lines so that the two inputs to the respective logic gates are once again unequal.

FIG. 4 is a waveform timing diagram showing the operation of the circuitry in FIG. 3. Critical nodes from FIG. 3 are shown in FIG. 4 for a typical data transfer from port A to port B in FIG. 2. Starting at the top of the waveform timing diagram, line 1 represents the logic value at port A. Line 2 represents the logic value at port B. Line 3 represents the logic value at node AB1. Line 4 represents the logic value at node N1 of FIG. 3. Line 5 represents the logic value at node BA1. Line 7 represents the logic value at node BA1. Line 7 represents the logic value at node BA1. Line 8 represents the logic value at node BA0. Line 8 represents the logic value at node N3. Line 8 represents the logic value at node N4. Lines 9 and 10 represent the logic values of the outputs of the bus control latch in FIG. 3, nodes TRI_A and TRI_B, respectively.

In the sequence of events shown in FIG. 4, first assume the circuit of FIG. 3 is initially quiescent with the latch formed from cross coupled NAND gates 43 and 45 being in a state where the TRI_B line is high, so that the output driver 29 is disabled, and the TRI_A line is low, so that the output driver 79 is able to drive onto the A port. However, since no activity is shown at nodes BA1 and BA0, no drive is provided initially. The bus hold circuits are active and maintain the A and B ports at their initial states. First, a rising pulse appears at the A port. This is labeled event a in the diagram. Following the input at port A, a pulse appears at node AB1, this is labeled event b in the diagram. This pulse indicates that a rising edge has been detected at the A port. The low logic level at node AB1 causes NAND gate 39 to output a high logic level at node N1. This is labeled event c in the diagram. The high logic level at node N1 causes the pulse generation circuitry of NAND gate 35 and delay line 37 to generate a pulse at node N2. This short duration active low pulse is labeled event d in the diagram. This low pulse sets the cross coupled latch formed from NAND gates 43 and 45, and causes a flip in signals TRI_A and TRI_B. This is labeled event e in the diagram. As the TRI_B node is now at a low level, inverter 35 enables gates 27 and 33 to control output driver 29, and since there is a low value at the input of inverter 25, output driver 29 drives a high level at the B port. This is labeled event f in the diagram.

Next, a transition is occurring at the B port caused by the active high signal driven by output driver 29. The input detection circuitry coupled to the B port now indicates a rising edge by outputting a low logic level on the BA1 node. This is labeled event g in the diagram. The low logic level at node BA1 causes NAND gate 53 to generate a logic one at node N3. This is labeled event h in the diagram. However, since the transceiver is driving out on the B port, inverter 49 disables NAND gate 47, so no logic low level can occur at node N4; it has been locked out. This is labeled event i in the diagram.

Note the length of the pulses on AB1 node and the BA1 node in FIG. 4. These pulse lengths determine how long data will be actively driven onto the bus. Once t_d nanoseconds pass, the transition detection circuitry returns to an inactive state and no more current is driven out onto the bus, the value on the busses being maintained by the bus hold circuitry. For this example, the AB1 node will transition back to a high level. This is labeled event j in the diagram of FIG. 4.

At event k in the diagram, a second transition occurs at the 10 A port. Now the A port falls back to zero. At event 1, a low logic level appears at node ABO, indicating a falling edge is detected. At event m, NAND gate 39 reacts to this transition by putting out a logic one. At event n, NAND gate 35 generates a low going pulse at node N2 to set the latch, 15 However, since the cross coupled latch and the TRI_A and TRI_B nodes are already in the right state, no further change is seen in these nodes. At event o, the AND gate 33 is enabled and the low value appears on the B port. Again, the B port detects a transition, and a falling edge is detected. 20 This is indicated as event p, and shows up as a low going pulse at node BAO. Node N3 is then driven to high level to indicate a transition on the B port. This is event q. Again, the lock out of inverter 49 prevents a pulse on node N4 from occurring. This is event r in the diagram. After t, time units, 25 the low going pulse at node BA0 ends. This is event s in the

The operation of the transceiver circuit of the invention when a transition is detected on the B port is exactly symmetrical to that described above.

FIG. 5 depicts the transceiver circuit of the invention being implemented as a multiple bit integrated circuit transceiver 83 and in use in a typical system application wherein microprocessor 81 is coupled to an integrated circuit 85, which might be an ASIC having a user specified function. Circuit 85 could be any device which sends and/or receives data, such as a memory, UART, co-processor, or as shown an ASIC

In operation, the transceiver circuit 83 will detect any new data on either the A or B port and transmit it to the other port. Because the transceiver circuitry will immediately transfer data automatically from one port to the other, it is important that the system be one where it is known when data will be transmitted by the various devices, so that no bus clashing occurs. This is typically the case. For example, in FIG. 5 microprocessor 81 might send out a read request to ASIC 85. Once the request is sent, the microprocessor knows data is expected back from the ASIC 85 device and therefore will not put data out on the bus until the read data is received.

FIG. 6 depicts an alternative embodiment of the invention, which is suitable for use as a sleep mode control circuit on a microprocessor or other device. Bus hold circuitry BUS HOLD A is again formed from weak inverter 87 and an input buffer 89, and coupled to the data bus at the A port. The DATA output is to be coupled to the logic circuitry of the device. Transition detection circuitry is formed from delay line 93, inverter 89, and logic gates 95, 99 and 97, so that on detecting a transition NAND gate 99 puts out a high logic level on output WAKE. The length of this active high signal is determined by the delay provided by delay line 93.

In operation, a change in the data present at the input to the bus hold circuitry consisting of inverters 87 and 89 will cause the bus holder circuit BUS HOLD A to flip and the data will be transmitted on to the transition detection circuitry. NAND gates 95 and 97 indicate a rising or falling edge at the input, respectively. NAND gate 99 outputs a signal WAKE which is high whenever either NAND gate 95 or 97 puts out a low signal. The length of the signal WAKE is determined by the number of inverters and the amount of delay used in delay line 93. The circuitry of the invention can be coupled to any incoming signal of interest in a circuit which has a standby or "sleep" mode and will indicate when activity occurs at the signal of interest. The embodiment of FIG. 6 provides a "wake" capability using the data lines of the device, so that no other pins are required. Typically, the embodiment of FIG. 6 would be used at the data inputs to a microprocessor.

FIG. 7 depicts an alternative embodiment of the invention for use as a bus kicker cell or termination circuit. In FIG. 7, the input transition detection circuitry of the invention is coupled with a single CMOS output driver to provide a single input/output device having a timed active output driver. Inverters 101, 103, delay line 105, and NAND gate 107 provide an edge detection signal that is a low going pulse when a rising input is detected at the A terminal of FIG. 7. Inverter 109 and delay line 111 combine with NAND gate 113 to create a low going pulse when a falling edge is detected at the A terminal. Inverter 115 then inverts this to gate the NMOS transistor of CMOS driver 117 on to pull the output down when a low going input transition is detected. NAND gate 107 gates the PMOS transistor of CMOS driver 117 on to pull the output up when a high going transition is detected at the A terminal.

As with the other embodiments of the invention, the embodiment of FIG. 7 will have an active output for a predetermined time period before returning to a tri-state or high impedance state. The time period is system specific and is controlled by the number of inverters used in delay lines 111 and 105.

In operation, the embodiment of FIG. 7 can be used in any heavily loaded bus environment where it is desirable to provide additional drive to speed up transitions of the bus state. Whenever a transition is detected at the A terminal, the kicker cell of FIG. 7 will detect the transition and provide a limited duration active drive that matches the transition. It is perhaps most useful in reflected wave switching busses where weak drivers are coupled to the bus. In reflected wave switching busses without the invention, it is intended that the weak driver assert a low threshold signal on the bus, the resulting incident wave then travels to a termination of the bus and reflects, the reflection doubling the incident wave which is now of sufficient threshold to be detected as a valid transition of the bus state by the other devices on the bus. However, the bus is necessarily slow due to the time requirement for the switching signal to travel down the bus and reflect and return. The embodiment of FIG. 7 can be used with such a bus to improve the switching speed.

Inverters 101 and 109 in FIG. 7 determine the triggering thresholds of the kicker cell, this threshold will determine the sensitivity of the device. Inverter 101 is labeled LOW INPUT THRESHOLD in the figure. Because this inverter is the first device in the rising edge transition detection circuitry, it must detect a rising edge that is fairly low. The threshold for this device must be set according to the particular system and bus environment, but must be a lower threshold than the other devices on the bus. Similarly, inverter 109, labeled HIGH INPUT THRESHOLD is the first circuit element in the transition detection circuitry for a low going pulse. Inverter 109 must be sized so as to have a high input threshold that will detect a small drop in voltage on the bus as a low going pulse. These thresholds must be set so as to detect a transition without being overly sensitive to noise on the bus.

FIG. 8 depicts a typical application for the kicker cell of FIG. 7. In FIG. 8, a peripheral components interconnect (hereinafter PCI) bus environment is depicted. Unlike an incident wave switching bus, the PCI bus is a reflected wave switching bus. The devices on the bus are not required to 5 provide enough signal drive to immediately switch the bus, instead additive wave reflections are used to increase the incident wave to a level that the input devices coupled to the bus can switch on. In FIG. 8, devices D1, D2, D3, up to DN are shown coupled in parallel to the bus 119. Each device 10 D1-DN is assumed to have weak output drivers such as those found on typical CMOS ASIC's. These drivers are not capable of completely switching the bus on the incident wave. The PCI bus standard assumes that the reflected wave which follows an initially weak incident wave will be larger 15 than the original incident wave and that the reflected wave can trigger the input buffers of the devices coupled to the bus. In FIG. 8, four of the kicker cell devices of FIG. 7, labeled K1, K2, K3 and K4 in FIG. 8, are coupled to the bus.

In operation, assume that initially no activity is taking place on the bus. Assume a device asserts new data on the bus 119. This transition creates an weak incident wave on the bus. If the bus is a typical PCI bus, the incident wave might be less than a volt different from the quiescent state of the bus. The kicker cells will detect the weak voltage transition and repeat the transition with their output drivers, creating additional drive for a time period determined by the length of the delay lines in FIG. 7. This will speed the transition of the bus to its new state. It has been estimated this could speed the bus transition time up by 2–3 nanoseconds. This can be a significant savings in a bus operating at system speeds of greater than 50 Mhz, where a total time period of less than 20 nanoseconds is available between dock edges.

A 48-bit PCI bus application for the kicker cell transceiver has been modeled. Assuming that the end to end transition travel time is 5 nanoseconds, without the kicker cells the PCI bus takes 10 nanoseconds to switch, 5 nanoseconds for the incident wave started by a driving device at one end to travel to the other end, and five nanoseconds for the reflected wave to return. By placing four 24-bit kicker cell transceivers on the bus, two for bits 0-47 at one quarter and two for bits 0-47 at three quarters of the total length of the bus, the total bus transition time was shown to be reduced to 5.5 nano-

seconds. Note that both the length of the delay lines in the kicker cell and the input thresholds of the input inverter devices must be set to match the particular system and bus environment.

A few preferred embodiments have been described in detail hereinabove. It is to be understood that the scope of the invention also comprehends embodiments different from those described, yet within the scope of the claims.

What is claimed is:

- 1. An integrated circuit, comprising:
- a first bidirectional data port;
- a second bidirectional data port; and
- a plurality of transceivers coupled to said first and second bidirectional data ports, each of said transceivers comprising:
- a first bus holder circuit coupled to said first bidirectional data port;
- a second bus holder circuit coupled to said second bidirectional data port;
- a first tri-state output driver coupled to said second bidirectional data port;
- a second tri-state output driver coupled to said first bidirectional data port;
- a first input transition detector coupled to said first bus holder circuit comprising a rising edge detector circuit and a falling edge detector circuit and outputting a first edge detection signal when either a rising or falling edge is detected;
- a second input transition detector coupled to said second bus holder circuit comprising a rising edge detector circuit and a falling edge detector circuit and outputting a second edge detection signal when either a rising or falling edge is detected;
- collision arbitration circuitry coupled to said first and second input transition detectors and having outputs for enabling said first and second tri-state output drivers to transmit data on said second and first bidirectional data ports, respectively, responsive to said first and second edge detection signals, respectively.

* * * * *